Point-by-point prebond height inspection
First add the incoming stage, reference, and coverage.
Compare solutions
Compare each solution's purpose, inputs and limits.
For “Microbump height variation and coplanarity”, check what each solution can answer before planning validation.
Current comparison0 solutionsSelect 2–3 solutions on this page. Their order does not indicate endorsement.
View full solution detailsSelect solutions
Choose candidates to compare side by side
Select at least 2 solutions first.
View full solution details →BLNKK does not select solutions for you or treat their order as an endorsement.
BLNKK assessment notes
Update engineering conditions →Your next step
Compare purposes and limits now. Confirm key sample conditions before planning validation.
0 solutions selected0 of 4 relevant conditions confirmedNo solutions selected; these notes cover the current engineering problem.
Priority items to confirm · 4
01The prebond stage for microbumps is definedUnconfirmed
Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?
External BGA ball heights and post-bond solder collapse belong to neighboring topics; they cannot represent incoming microbump height.
Update engineering conditions →02The point map, reference, and repeatability are definedUnconfirmed
Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?
Separate die bow and support tilt from bump height; a single average or full-wafer TTV does not represent point-by-point coplanarity.
Update engineering conditions →03Before-and-after heights, solder volumes, and histories are comparableUnconfirmed
Are height, solder-volume, and batch-history data comparable at the same coordinates after plating and after reflow reshaping?
Material and shape definitions are required; a nominal plating recipe cannot distinguish plated height from reshaping changes.
Update engineering conditions →04The stack-specific window and receiving-side limits are definedUnconfirmed
Are the downstream bonding process's own window, receiving-surface topography, tool parallelism, and Z control traceable?
Do not apply TTV numbers from research; grading specifications require validation for this stack and equipment. Normal incoming heights do not guarantee successful bonding.
Update engineering conditions →Relevant assessment paths
Stage-by-stage plating / reshaping comparisons
First add maps at the same coordinates before and after processing, with material histories.
Review prebond grading and receiving-side limits
First add receiving-surface and tool limitations for this stack.
Assessment preparation checklist
Discussion preparation based on the relevant engineering conditions; not mandatory supplier requirements or a record of evidence already available.
- The prebond stage for microbumps is defined
- The point map, reference, and repeatability are defined
- Before-and-after heights, solder volumes, and histories are comparable
- The stack-specific window and receiving-side limits are defined
Check the comparison table above for each solution’s specific inputs and applicability limits.
Questions to discuss
- How do point-by-point heights separate reference tilt, die bow, and actual bump variation?
- At which stage before or after plating and reshaping do outliers first appear?
- What sample validation establishes the grading window for this receiving surface and tool?
Public references · 29
- KLA · Zeta-300 Optical Profiler ↗
View source notes and limits
The manufacturer lists capabilities for measuring copper-pillar and UBM heights, metal-contact coplanarity, and surface or edge profiles.
Tool capabilities do not establish detection rates or acceptance criteria at this bump scale. Transparent films, reflectivity and reference datums require confirmation; the tool cannot directly measure actual contact within a closed bonding interface.
- Invensas authors / IMAPSource · Development of 2.5D and 3D IC Fabrication and Assembly Technologies ↗
View source notes and limits
The research example separates prebond coplanarity, solder volume and collapse, tool parallelism, and Z control; its flip-chip and microbump diagrams compare contact and bridging windows.
Specific structures and assumptions from 2015; do not transfer pitch, TTV, height, inspection accuracy, or bonding recipes, or treat TCB results as reflow-sample validation.
- MacDermid Alpha Electronics Solutions · MacDermid Alpha Systek SCP 100 copper pillar plating ↗
View source notes and limits
The named FAQ describes SCP 100 deposition/coplanarity control, without a target-panel uniformity tolerance.
Scope and limitations Published deposition speed does not guarantee pattern-specific height uniformity. Chemistry neither measures height nor automatically levels a panel; other PLP products’ features do not transfer. What to prepare BLNKK suggests recording mask/density, seed, bath, current, agitation and panel contacts, with location-matched height measurements. Confirm with the supplier Confirm pattern/thickness range, process window, resist/seed compatibility, and methods for validating panel- and die-level coplanarity.
- Powertech Technology Inc. (PTI) · PTI wafer bumping services ↗
View source notes and limits
PTI separately lists solder-bump and copper-pillar pitch/height capabilities and production experience.
Scope and limitations Published pitch/height capabilities do not guarantee whole-wafer uniformity. Formation is not height metrology or repair of existing defective bumps. What to prepare BLNKK suggests preparing wafer/pad data, UBM/passivation, target pitch/diameter/height, sampling locations and baseline height maps. Confirm with the supplier Confirm geometry-specific rules, formation/acceptance conditions, measurement definitions and sampling; discuss location variation and assembly requirements.
- Kulicke & Soffa · ATPremier gold-stud bump formation ↗
View source notes and limits
The current page names ATPremier platforms and describes Standard Stud Bump and AccuBump.
Scope and limitations Gold-stud capabilities do not transfer to Cu pillars/solder balls. Public height claims are not universal coplanarity acceptance. What to prepare BLNKK suggests preparing gold wire, pads, capillaries, pitch, target heights and height/bond-strength comparisons. Confirm with the supplier Confirm model, formation/shaping configuration, material/process windows and height-sampling/bond-quality validation.
- SUSS MicroTec · MA12 Gen3 packaging resist exposure/alignment ↗
View source notes and limits
The MA12 Gen3 page documents exposure/alignment, dose/gap control and warped-wafer toolkits.
Scope and limitations Exposure capability does not establish uniform plated-bump heights; specialized optics/toolkits are not universally installed. What to prepare BLNKK suggests preparing resist/thickness, masks/openings, exposure/development conditions, wafer shape and subsequent plated-height data. Confirm with the supplier Confirm exposure/alignment modes, optics/tooling, supported thickness/warpage and pattern/downstream validation.
- Veeco · AP300 Cu-pillar/bump resist patterning ↗
View source notes and limits
The 2025 announcement identifies uses; the 2019 release explains Unity and pattern-control roles.
Scope and limitations Exposure is not plating/reflow or bridge repair. Announcements do not establish stack-specific resist, overlay or formed-bump acceptance windows. What to prepare BLNKK suggests preparing resist stacks, openings/sidewalls, overlay maps, exposure settings and downstream plating/reflow/bump measurements. Confirm with the supplier Confirm optics/wafer configurations, resist exposure windows, overlay definitions and pattern acceptance; discuss correlation with height and bridging inspections.
- Plasma-Therm · Authorized refurbished MRC Eclipse packaging PVD ↗
View source notes and limits
Plasma-Therm identifies authorized refurbishment, upgrades/spares and Mark IV deposition uses.
Scope and limitations Do not transfer all Mark IV capabilities to Mark II. Refurbishment does not qualify arbitrary UBM recipes; verify chambers, targets and contamination control. What to prepare BLNKK suggests preparing metal stacks, wafer/thickness, film thickness/uniformity, adhesion/contact-resistance needs, contamination and downstream forming conditions. Confirm with the supplier Confirm model, refurbishment/upgrades, chambers/targets, availability/support and sample-film/downstream acceptance.
- Shin-Etsu MicroSi · Shin-Etsu MicroSi SIPR 7120 bump plating resist ↗
View source notes and limits
The named page and undated Revision 2.3 datasheet document series identity and use.
Scope and limitations Resist does not measure or guarantee plated-height uniformity. Series examples do not qualify every grade or wafer process. What to prepare BLNKK suggests preparing target heights/openings, film thickness, lithography, plating/strip conditions and profile/height/residue comparisons. Confirm with the supplier Confirm grade, equipment/bath compatibility, process windows and representative-wafer profile/strip validation.
- Merck Electronics · Merck AZ thick-film plating resists ↗
View source notes and limits
The official Merck/EMD Electronics page identifies AZ and these applications, but provides family-level information.
Scope and limitations The page does not specify grade-level thickness or process windows. Family characteristics do not establish suitability or bump coplanarity. What to prepare BLNKK suggests preparing opening dimensions, target thickness, exposure/development and bath conditions, plus pre-plating profiles and plated-height data. Confirm with the supplier Ask which grade, bath compatibility and stripping method are appropriate, and which technical data and samples are available for validation.
- MKS’ Atotech · Spherolyte Cu UF5 copper-pillar forming chemistry ↗
View source notes and limits
Official page identifies pillar chemistry, additives and profile adjustment.
Scope and limitations Vendor uniformity/void-free descriptions do not guarantee target-wafer height, coplanarity or defects, or every plater/pattern. What to prepare BLNKK suggests resist openings, seed, current distribution and bath analysis, with per-pillar height/profile and wafer-wide defect comparisons. Confirm with the supplier Confirm plater/pattern windows, additive analysis/control, profile/height criteria and actual-wafer validation.
- Nova · Ancolyzer packaging-plating bath analysis and replenishment ↗
View source notes and limits
The product page and named brochure section document bath analysis and replenishment, not individual pillar-uniformity guarantees.
Scope and limitations Concentration alone does not establish local current, individual pillar height or final coplanarity. Cross-check formation measurements. What to prepare BLNKK suggests collecting formulation, sampling locations, calibration/replenishment records and timestamps alongside pillar-height and morphology data. Confirm with the supplier Confirm analytes, method validation, sampling/replenishment delay, plating-tool/facility interfaces and maintenance conditions.
- Hexagon Manufacturing Intelligence · Q-DAS qs-STAT bump-data acceptance review ↗
View source notes and limits
Hexagon describes process statistics, capability parameters, visualisation and data interfaces; it does not supply bump-specific acceptance limits.
Scope and limitations The software neither measures bumps nor establishes product limits. Capability indices do not replace individual-defect rules or automatically authorize bonding. What to prepare BLNKK suggests preparing coordinates/batches, raw heights, measurement methods, sampling/grouping and approved acceptance criteria. Confirm with the supplier Confirm formats and interfaces, assessment strategies, distribution/outlier treatment and how reports map to existing release rules.
- Tokyo Ohka Kogyo Co., Ltd. · TOK PMER P-BK bump-plating resist ↗
View source notes and limits
The named P-BK section lists 20–65 µm resist thickness and process examples; plated heights still need measurement on the intended device.
Scope and limitations Resist profiles do not guarantee plated-height uniformity. Examples are not universal bath recipes, and resist cannot repair completed bumps. What to prepare BLNKK suggests gathering target geometry, layout density, thickness/opening measurements, lithography histories, bath/current conditions and height distributions. Confirm with the supplier Confirm grade, thickness, adhesion, exposure/development and bath compatibility, plus stripping and sample height/residue acceptance.
- EEJA Ltd. · EEJA MICROFAB Au gold bump plating chemistry ↗
View source notes and limits
The official TANAKA page lists MICROFAB Au bump applications and named grades, sold by EEJA.
Scope and limitations It is not a general copper-pillar or solder-bump formulation or a repair for completed bumps. Chemistry alone does not ensure uniform wafer-level height. What to prepare BLNKK suggests preparing seed/resist structures, target heights, bath and current/flow records, with height maps and surface comparisons. Confirm with the supplier Confirm the grade, bath management and process window, and sample validation of height, adhesion and contact performance.
- TATSUTA Electric Wire and Cable Co., Ltd. · TATSUTA TG bonding and bumping wire ↗
View source notes and limits
The official lineup distinguishes TG loop types and TG-B/RB bumping wire, with qualitative series-specific features.
Scope and limitations Stable-loop or bump-height descriptions do not qualify the actual height distribution or fatigue life. Properties are not interchangeable across TG grades. What to prepare BLNKK suggests preparing pad metallurgy, wire/loop or bump geometry, tooling and process history, with height maps, pull/shear failure locations and cycling loads. Confirm with the supplier Confirm the grade, ball/cut/bonding window and assessment of height consistency, interface strength and cyclic reliability.
- Camtek · EagleT-AP 2D/3D inspection and metrology for micro-bumps ↗
View source notes and limits
Camtek lists bumps down to 2 µm, 50 million bump measurements per wafer, and height, coplanarity, RDL and via functions. These statements do not guarantee precision or throughput for every sample.
Scope and limitations Bump-size capability is not a same-size defect-detection guarantee or full-field thermal-warpage measurement. Validate precision, coverage and cycle time on the actual materials, structures and recipe. What to prepare Bring wafer dimensions, interconnect geometry/CAD, surface materials, target defects and tolerances, plus reference measurements or representative good/bad samples. Confirm with the supplier Confirm precision, repeatability, detection/false-call performance and wafer cycle time. For hybrid bonding, ask for model-specific surface/defect coverage and validation evidence.
- Onto Innovation · Dragonfly G3 2D/3D inspection and metrology for advanced packaging ↗
View source notes and limits
Official releases from 2021, 2024 and 2025 document G3 optical, infrared and 3Di capabilities. Whole-wafer scanning describes coverage, not guaranteed detection of every defect.
Scope and limitations This entry covers published G3 capabilities, not EchoScan acoustic void inspection or pad-dishing capabilities of other products. Detectability of a particular defect needs sample validation. What to prepare BLNKK suggests preparing sample structures, representative defects, bump dimensions and height ranges, and existing measurement results. Separate surface inspection, height metrology and subsurface inspection needs. Confirm with the supplier Confirm optical, IR or 3Di configuration, sample compatibility, detection thresholds and classification settings. Ask how representative samples will be used to assess detection, false calls, repeatability and throughput.
- Bruker · ContourX-500 non-contact 3D surface and coplanarity metrology ↗
View source notes and limits
The ContourX-500 page describes these uses and automation, with a separate transmissive-media accessory page. Datasheets are available through a request form; their detailed specifications were not read in this review.
Scope and limitations Surface topography does not directly diagnose buried voids or delamination. Transmissive-media accessories are available, but do not imply that a thermal chamber is standard or that a specified reflow-warpage measurement is supported without configuration review. What to prepare Bring sample materials and surface condition, measurement area, expected height range, coplanarity definition and repeatability targets. For measurements at temperature, add the temperature profile and viewing-window details. Confirm with the supplier Confirm objectives, stitching, fixtures and analysis software for the required range, and test repeatability on representative samples. For measurements through a cover or chamber window, confirm accessory compatibility and calibration.
- KLA · CIRCL-AP all-surface inspection and 2D/3D metrology for wafer-level packaging ↗
View source notes and limits
The 2015 launch describes development and production use. The current page lists front, edge, backside and review modules; the 2025 annual report lists CIRCL-AP. Historical module names do not establish today's supplied configuration.
Scope and limitations Handling warped substrates does not establish warpage measurement through a thermal cycle. Modules and recipes cover different defects and measurements; surface inspection does not directly diagnose every buried bonding defect. What to prepare Bring wafer size/thickness, carrier/bonding state and warp range, plus defect types, affected surfaces, critical dimensions and inspection points. Include representative samples and throughput targets. Confirm with the supplier Confirm current modules, handling limits and 2D/3D measurement coverage. Use samples to discuss sensitivity, false calls, repeatability and throughput, with a plan for data integration and recipe validation.
- Sensofar · S neox 6 multi-technology 3D optical surface metrology ↗
View source notes and limits
Current product/specification pages document four technologies and their measurement conditions. Sensofar describes calibration and verification using traceable standards and the applicable ISO 25178 framework; this is not an arbitrary-sample accuracy guarantee.
Scope and limitations Surface profiling does not replace inspection of buried package voids or delamination. Signal availability and uncertainty depend on the objective, reflection/scattering, slope and setup; film analysis also depends on the material and optical model. What to prepare BLNKK suggests preparing bump dimensions/pitch, surface materials, height references and regions of interest, together with repeatability, tilt-removal and acceptance criteria for representative sample trials. Confirm with the supplier Confirm suitable modes, objectives and scan coverage, uncertainty on the actual features, and included bump-analysis plugins, data exports and calibration records.
- Filmetrics, a KLA company · Profilm3D white-light interferometry for surface topography and bow ↗
View source notes and limits
The current page and 2022 brochure describe bump coplanarity, surface bow and automated stages; stage travel does not guarantee whole-wafer coverage.
Scope and limitations Accessible optical signals are needed; buried or obscured bumps need other assessment. Vertical resolution is not accuracy across a stitched surface. What to prepare BLNKK suggests preparing bump geometry/materials, sample height and measurement area, plus coplanarity references, leveling rules and calibration standards. Confirm with the supplier Confirm objectives, imaging/stitching options and sample-based reflectivity, slope, repeatability, coverage and fixture deformation.
- Koh Young Technology · Meister S True3D inline metrology for micro-solder and flux ↗
View source notes and limits
The product page describes 0.1 µm Z resolution, while the 2025 application article explains solder/flux profiling and warp compensation. Resolution is not accuracy, and series-level production-qualification claims do not qualify every customer product.
Scope and limitations Optical measurement requires surface visibility and an appropriate inspection procedure; it does not directly inspect buried interfaces. Published Z resolution does not establish equal accuracy for every material, pitch or production speed. What to prepare BLNKK recommends preparing deposit dimensions/pitch, solder and flux types, substrate warp, carriers, line cycle time and reference/defective samples. Include existing measurement references and acceptance rules to evaluate false calls and missed defects. Confirm with the supplier Confirm Meister S camera, optics and handling options, then validate height, volume and transparent-flux measurements. Discuss warp compensation, repeatability, export and software for process feedback without assuming S+ features are included.
- ACM Research · Ultra ECP ap-p panel-level plating ↗
View source notes and limits
The product page lists panel sizes, configurations and uniformity indices; the 2026 application article discusses glass/organic panels. Their warpage-handling values differ, so they are not a common customer-panel acceptance specification.
Scope and limitations Published uniformity indices do not establish bump-height precision for every pattern. Product and application pages give different warpage values; confirm definitions, configuration and measurement state rather than choosing the larger value. What to prepare BLNKK recommends preparing panel material, size/warp, seed layer, resist/pattern distribution, target deposits and existing chemistry. Include thickness, bump-height and defect-distribution references to plan recipe/handling validation. Confirm with the supplier Confirm current panel/warpage acceptance, metal processes, prewet/cleaning and chamber configurations. Discuss index calculations, metrology/sampling, pattern-density and edge effects, and throughput test conditions.
- Confovis · WAFERinspect AOI Dual 3D wafer inspection ↗
View source notes and limits
The AOI Dual page explains the two-sensor workflow; Confovis’ bump application page lists height, coplanarity and volume measurements.
Scope and limitations Surface data does not establish buried voids. Typical scan time is not total inspection cycle; resolution/repeatability need sample validation. What to prepare BLNKK suggests bump dimensions/layout, materials/finish, reference plane, height criteria and representative good/defective samples. Confirm with the supplier Confirm reflectivity/occlusion suitability, two-stage recipes, repeatability/uncertainty and full cycle including detailed inspection.
- DuPont · INTERVIA 9000 copper plating — Qnity, formerly DuPont ↗
View source notes and limits
The product page describes these applications; a 2025 announcement confirms separation from DuPont. Publicly read content does not supply a complete recipe or customer-pattern qualification.
Scope and limitations An individual additive is not a complete bath. Mixed item names on the page require clarification; shared-bath claims do not qualify uniformity, filling or supply. What to prepare BLNKK recommends preparing pattern/resist/seed geometry, target deposits, current bath and electrical/agitation conditions. Include height and thickness distributions for comparison planning. Confirm with the supplier Ask Qnity for exact SKUs, bath components, current technical data and regional supply. Confirm equipment compatibility, additive monitoring and shared-bath operating/validation conditions.
- Merck Electronics · DYNASTRIP AP7900A thick photoresist remover ↗
View source notes and limits
The manufacturer’s description confirms thick-resist applications. No readable complete recipe, stripping-rate or compatibility window was provided; request current technical data.
Scope and limitations Stripping does not correct plated bump height. Seed-layer etching or temporary-adhesive removal cannot be assumed; validate resist/metal compatibility on coupons. What to prepare BLNKK recommends preparing resist grade/thickness, exposure/bake history, bump metals and exposed materials. Keep before/after images, residue and material-loss references. Confirm with the supplier Confirm current AP7900A technical/safety data, temperature/time, equipment and rinsing. Request representative material compatibility, bath-maintenance and validation guidance.
- Micross Components · Micross AIT wafer bumping and RDL services ↗
View source notes and limits
The website and 2024 WLP flyer document bumping, RDL and custom test vehicles. They do not qualify customer height distribution or yield.
Scope and limitations The named 200 mm line does not establish all Micross formats. Separate fine-pitch metal-bond demonstrations are not routine specifications for this bumping service. What to prepare BLNKK recommends preparing wafer format, pad metals/pitch, bump/RDL stacks, target height and volume. Include height measurement, reliability and yield acceptance needs. Confirm with the supplier Confirm the assigned line, wafer format, design rules, materials and processes. Agree on metrology, coupons, delivered records, qualification and rework conditions.
- Nova · Nova WMC packaging wafer warpage and thickness metrology ↗
View source notes and limits
The product page lists applications; a separate engineering article describes WMC dual sensors and die mapping. Complete configuration specifications are not published.
Scope and limitations Geometry maps do not directly establish internal voids or bond strength. Published capabilities do not establish compatibility with every surface, stack or format. What to prepare BLNKK suggests preparing substrate/frame dimensions, stack and surface details, expected warp and bump heights, sampling regions and reference samples. Confirm with the supplier Confirm sensors, supported formats, layer ranges, focusing and edge exclusions. Agree on repeatability, calibration and exported data for your structure.
Full assessment recordExpand for all conditions, path rules and original assessment notes.
Current assessment and next steps
Based on reported conditions and public sources. Ready to assess does not establish sample applicability or root cause. Order does not identify the best solution.
Known conditions · 0
Key unknowns · 4
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?External BGA ball heights and post-bond solder collapse belong to neighboring topics; they cannot represent incoming microbump height.
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?Separate die bow and support tilt from bump height; a single average or full-wafer TTV does not represent point-by-point coplanarity.
- Are height, solder-volume, and batch-history data comparable at the same coordinates after plating and after reflow reshaping?Material and shape definitions are required; a nominal plating recipe cannot distinguish plated height from reshaping changes.
- Are the downstream bonding process's own window, receiving-surface topography, tool parallelism, and Z control traceable?Do not apply TTV numbers from research; grading specifications require validation for this stack and equipment. Normal incoming heights do not guarantee successful bonding.
Paths to assess
Point-by-point prebond height inspection
First add the incoming stage, reference, and coverage.
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?
Conditions that change this path
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?Supports assessment: The prebond stage for microbumps is defined · Unsuitable for now: Only external-ball or post-bond heights are available
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?Supports assessment: The point map, reference, and repeatability are defined · Unsuitable for now: Only average height or whole-wafer bow is available
Stage-by-stage plating / reshaping comparisons
First add maps at the same coordinates before and after processing, with material histories.
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?
- Are height, solder-volume, and batch-history data comparable at the same coordinates after plating and after reflow reshaping?
Conditions that change this path
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?Supports assessment: The prebond stage for microbumps is defined · Unsuitable for now: Only external-ball or post-bond heights are available
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?Supports assessment: The point map, reference, and repeatability are defined · Unsuitable for now: Only average height or whole-wafer bow is available
- Are height, solder-volume, and batch-history data comparable at the same coordinates after plating and after reflow reshaping?Supports assessment: Before-and-after heights, solder volumes, and histories are comparable · Unsuitable for now: Only a single post-reshaping map is available
Review prebond grading and receiving-side limits
First add receiving-surface and tool limitations for this stack.
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?
- Are the downstream bonding process's own window, receiving-surface topography, tool parallelism, and Z control traceable?
Conditions that change this path
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?Supports assessment: The prebond stage for microbumps is defined · Unsuitable for now: Only external-ball or post-bond heights are available
- Do point-by-point heights include a local reference, coordinates, visible coverage, and repeatability?Supports assessment: The point map, reference, and repeatability are defined · Unsuitable for now: Only average height or whole-wafer bow is available
- Are the downstream bonding process's own window, receiving-surface topography, tool parallelism, and Z control traceable?Supports assessment: The stack-specific window and receiving-side limits are defined · Unsuitable for now: Only generic tolerances or unknown downstream conditions are available
What to do next
No result provided. Clarify key conditions before arranging an assessment.
- Are height data from an unbonded microbump or copper-pillar array, with plating and reshaping stages recorded?
What to prepare
- Point-by-point prebond coordinates; Reference, support, and coverage; Material reflectivity, films, and normal arrays
- Before-and-after point data and material histories; Receiving-side window for this stack; Normal and outlier arrays
- Heights and solder volumes before and after processing at the same coordinates; The process's own receiving window and equipment limits; Normal and anomalous controls from this batch
- A material candidate for compatible patterned pillars, seed layers and plating equipment.
- Candidate designs need compatible pads, passivation, UBM and geometry under supplier design rules.
- Evaluate gold-stud wafer processes after confirming the ATPremier variant, pads and formation mode.
- Evaluate packaging resist patterns on wafers up to 300 mm with compatible optics/tooling.
- Veeco lists copper pillars, flip-chip bumping and FOWLP; confirm thick-resist, optics and wafer-format needs.
- Authorized refurbished Mark II/IV supply requires tool-specific confirmation; documented Mark IV uses include C4/die attach and thin-silicon/compound wafers.
- Evaluate compatible plating processes with confirmed grade, coating/exposure/development and stripping conditions.
- A candidate resist for patterning before bump plating; select the grade for the geometry, film thickness and plating chemistry.
- The stated scope covers standard flip-chip/tall pillars and fountain/paddle platers; confirm actual geometry.
- Official applications include advanced-packaging plating baths; confirm methods for the actual organic and inorganic chemistry.
- For traceable height measurements, defined sample groups and established product criteria, with configured data import and assessment strategies.
- For bump formation with grade, thickness, underlayer, lithography and bath matched to layout and target height.
- Consider actual gold-bump processes; confirm grades separately for bumps, wiring and via filling.
- Select bonding grades for loop and package geometry; confirm bump feedstock and forming conditions separately.
- Supports wafer inspection/metrology of micro-bumps, Cu pillars, RDL, PI/PR and via openings. Confirm suitability for specific hybrid-bonding structures with the supplier. Bump material, size and pitch Reference-plane algorithm and reflectivity recipe
- Published G3 applications include advanced-package RDL, photoresist or chemical residues, bumps, HBM and microcracks in bonded, thinned wafers. The required modules and configuration depend on the target defect. Bump pitch/size, reflectivity and installed metrology configuration
- Bruker lists post-CMP die flatness, bump height and coplanarity, surface defects and critical dimensions. The usable measurement range depends on the sample and optical configuration. Bump finish, accessible area, reference plane and optical recipe
- KLA lists WLCSP, FOWLP and 2.5D/3D wafer-level process control, with support for bonded, thinned and warped substrates. Coverage depends on the modules and sample configuration. Installed module, bump shape and calibration/maintenance capability
- The manufacturer describes microbump height, diameter and coplanarity measurements, plus RDL surface and dimensional analysis. Optical accessibility, mode and configuration determine suitability for a particular structure. Bump size/pitch/finish and height datum Objective/range/calibration and repeat measurements Wafer tilt removal and forming history
- For local or multisite die, RDL, film, MEMS and package-surface measurements, with sample-appropriate stages and fixtures. Bump size/finish and optical access Calibrated height datum and tilt removal Objective slope/range/repeatability validation
- The system targets micro-solder, flux and high-density substrate inspection in advanced packaging and Mini/Micro-LED processes. Koh Young positions Meister S as in-line SPI; carriers, surfaces and pitch require representative product validation. Actual solder feature size, pitch and finish Height datum, recipe and reference standards Repeatability and reflectivity trial
- The system targets FOPLP pillar, bump and RDL plating. Published formats include 510 × 515 and 600 × 600 mm panels; material, seed-layer, pattern and warpage compatibility need product-specific confirmation. Provide panel, seed, openings, pattern density, bath/current conditions and height maps.
- For bumps, microlenses and advanced-packaging surfaces, with inspection conditions selected for geometry and surface. Provide bump geometry/finish, wafer format, sampling and reference height measurements.
- Targets fan-in/fan-out wafer-level packaging. Current product information is published by Qnity; this record retains its historical DuPont catalogue association. Confirm Qnity SKU and bath formulation; provide pillar/resist geometry, current, agitation and height data.
- Named uses include WLP, lead-free solder bumping, micro-bumps and copper pillars. Other DYNASTRIP grades’ properties are not assigned to AP7900A. Provide resist type/thickness/bake, bump metals, strip time/temperature and compatibility coupons.
- This WLP page describes a facility supporting wafers up to 200 mm, from development to low/mid-volume production. Confirm other formats or lines separately. Provide wafer format, pad metallurgy/pitch, bump/RDL stack, height targets and validation scope.
- For 2.5D/3D and HBM wafers, framed wafers and panels, subject to the installed sensors and handling configuration. Provide bump geometry/finish, wafer/warpage, sensor configuration, reference height and sampling.
Questions to discuss
- How do point-by-point heights separate reference tilt, die bow, and actual bump variation?
- At which stage before or after plating and reshaping do outliers first appear?
- What sample validation establishes the grading window for this receiving surface and tool?
Public references
KLA · Zeta-300 Optical Profiler ↗Tool capabilities do not establish detection rates or acceptance criteria at this bump scale. Transparent films, reflectivity and reference datums require confirmation; the tool cannot directly measure actual contact within a closed bonding interface.
Invensas authors / IMAPSource · Development of 2.5D and 3D IC Fabrication and Assembly Technologies ↗Specific structures and assumptions from 2015; do not transfer pitch, TTV, height, inspection accuracy, or bonding recipes, or treat TCB results as reflow-sample validation.
MacDermid Alpha Electronics Solutions · MacDermid Alpha Systek SCP 100 copper pillar plating ↗Scope and limitations Published deposition speed does not guarantee pattern-specific height uniformity. Chemistry neither measures height nor automatically levels a panel; other PLP products’ features do not transfer. What to prepare BLNKK suggests recording mask/density, seed, bath, current, agitation and panel contacts, with location-matched height measurements. Confirm with the supplier Confirm pattern/thickness range, process window, resist/seed compatibility, and methods for validating panel- and die-level coplanarity.
Powertech Technology Inc. (PTI) · PTI wafer bumping services ↗Scope and limitations Published pitch/height capabilities do not guarantee whole-wafer uniformity. Formation is not height metrology or repair of existing defective bumps. What to prepare BLNKK suggests preparing wafer/pad data, UBM/passivation, target pitch/diameter/height, sampling locations and baseline height maps. Confirm with the supplier Confirm geometry-specific rules, formation/acceptance conditions, measurement definitions and sampling; discuss location variation and assembly requirements.
Kulicke & Soffa · ATPremier gold-stud bump formation ↗Scope and limitations Gold-stud capabilities do not transfer to Cu pillars/solder balls. Public height claims are not universal coplanarity acceptance. What to prepare BLNKK suggests preparing gold wire, pads, capillaries, pitch, target heights and height/bond-strength comparisons. Confirm with the supplier Confirm model, formation/shaping configuration, material/process windows and height-sampling/bond-quality validation.
SUSS MicroTec · MA12 Gen3 packaging resist exposure/alignment ↗Scope and limitations Exposure capability does not establish uniform plated-bump heights; specialized optics/toolkits are not universally installed. What to prepare BLNKK suggests preparing resist/thickness, masks/openings, exposure/development conditions, wafer shape and subsequent plated-height data. Confirm with the supplier Confirm exposure/alignment modes, optics/tooling, supported thickness/warpage and pattern/downstream validation.
Veeco · AP300 Cu-pillar/bump resist patterning ↗Scope and limitations Exposure is not plating/reflow or bridge repair. Announcements do not establish stack-specific resist, overlay or formed-bump acceptance windows. What to prepare BLNKK suggests preparing resist stacks, openings/sidewalls, overlay maps, exposure settings and downstream plating/reflow/bump measurements. Confirm with the supplier Confirm optics/wafer configurations, resist exposure windows, overlay definitions and pattern acceptance; discuss correlation with height and bridging inspections.
Plasma-Therm · Authorized refurbished MRC Eclipse packaging PVD ↗Scope and limitations Do not transfer all Mark IV capabilities to Mark II. Refurbishment does not qualify arbitrary UBM recipes; verify chambers, targets and contamination control. What to prepare BLNKK suggests preparing metal stacks, wafer/thickness, film thickness/uniformity, adhesion/contact-resistance needs, contamination and downstream forming conditions. Confirm with the supplier Confirm model, refurbishment/upgrades, chambers/targets, availability/support and sample-film/downstream acceptance.
Shin-Etsu MicroSi · Shin-Etsu MicroSi SIPR 7120 bump plating resist ↗Scope and limitations Resist does not measure or guarantee plated-height uniformity. Series examples do not qualify every grade or wafer process. What to prepare BLNKK suggests preparing target heights/openings, film thickness, lithography, plating/strip conditions and profile/height/residue comparisons. Confirm with the supplier Confirm grade, equipment/bath compatibility, process windows and representative-wafer profile/strip validation.
Merck Electronics · Merck AZ thick-film plating resists ↗Scope and limitations The page does not specify grade-level thickness or process windows. Family characteristics do not establish suitability or bump coplanarity. What to prepare BLNKK suggests preparing opening dimensions, target thickness, exposure/development and bath conditions, plus pre-plating profiles and plated-height data. Confirm with the supplier Ask which grade, bath compatibility and stripping method are appropriate, and which technical data and samples are available for validation.
MKS’ Atotech · Spherolyte Cu UF5 copper-pillar forming chemistry ↗Scope and limitations Vendor uniformity/void-free descriptions do not guarantee target-wafer height, coplanarity or defects, or every plater/pattern. What to prepare BLNKK suggests resist openings, seed, current distribution and bath analysis, with per-pillar height/profile and wafer-wide defect comparisons. Confirm with the supplier Confirm plater/pattern windows, additive analysis/control, profile/height criteria and actual-wafer validation.
Nova · Ancolyzer packaging-plating bath analysis and replenishment ↗Scope and limitations Concentration alone does not establish local current, individual pillar height or final coplanarity. Cross-check formation measurements. What to prepare BLNKK suggests collecting formulation, sampling locations, calibration/replenishment records and timestamps alongside pillar-height and morphology data. Confirm with the supplier Confirm analytes, method validation, sampling/replenishment delay, plating-tool/facility interfaces and maintenance conditions.
Hexagon Manufacturing Intelligence · Q-DAS qs-STAT bump-data acceptance review ↗Scope and limitations The software neither measures bumps nor establishes product limits. Capability indices do not replace individual-defect rules or automatically authorize bonding. What to prepare BLNKK suggests preparing coordinates/batches, raw heights, measurement methods, sampling/grouping and approved acceptance criteria. Confirm with the supplier Confirm formats and interfaces, assessment strategies, distribution/outlier treatment and how reports map to existing release rules.
Tokyo Ohka Kogyo Co., Ltd. · TOK PMER P-BK bump-plating resist ↗Scope and limitations Resist profiles do not guarantee plated-height uniformity. Examples are not universal bath recipes, and resist cannot repair completed bumps. What to prepare BLNKK suggests gathering target geometry, layout density, thickness/opening measurements, lithography histories, bath/current conditions and height distributions. Confirm with the supplier Confirm grade, thickness, adhesion, exposure/development and bath compatibility, plus stripping and sample height/residue acceptance.
EEJA Ltd. · EEJA MICROFAB Au gold bump plating chemistry ↗Scope and limitations It is not a general copper-pillar or solder-bump formulation or a repair for completed bumps. Chemistry alone does not ensure uniform wafer-level height. What to prepare BLNKK suggests preparing seed/resist structures, target heights, bath and current/flow records, with height maps and surface comparisons. Confirm with the supplier Confirm the grade, bath management and process window, and sample validation of height, adhesion and contact performance.
TATSUTA Electric Wire and Cable Co., Ltd. · TATSUTA TG bonding and bumping wire ↗Scope and limitations Stable-loop or bump-height descriptions do not qualify the actual height distribution or fatigue life. Properties are not interchangeable across TG grades. What to prepare BLNKK suggests preparing pad metallurgy, wire/loop or bump geometry, tooling and process history, with height maps, pull/shear failure locations and cycling loads. Confirm with the supplier Confirm the grade, ball/cut/bonding window and assessment of height consistency, interface strength and cyclic reliability.
Camtek · EagleT-AP 2D/3D inspection and metrology for micro-bumps ↗Scope and limitations Bump-size capability is not a same-size defect-detection guarantee or full-field thermal-warpage measurement. Validate precision, coverage and cycle time on the actual materials, structures and recipe. What to prepare Bring wafer dimensions, interconnect geometry/CAD, surface materials, target defects and tolerances, plus reference measurements or representative good/bad samples. Confirm with the supplier Confirm precision, repeatability, detection/false-call performance and wafer cycle time. For hybrid bonding, ask for model-specific surface/defect coverage and validation evidence.
Onto Innovation · Dragonfly G3 2D/3D inspection and metrology for advanced packaging ↗Scope and limitations This entry covers published G3 capabilities, not EchoScan acoustic void inspection or pad-dishing capabilities of other products. Detectability of a particular defect needs sample validation. What to prepare BLNKK suggests preparing sample structures, representative defects, bump dimensions and height ranges, and existing measurement results. Separate surface inspection, height metrology and subsurface inspection needs. Confirm with the supplier Confirm optical, IR or 3Di configuration, sample compatibility, detection thresholds and classification settings. Ask how representative samples will be used to assess detection, false calls, repeatability and throughput.
Bruker · ContourX-500 non-contact 3D surface and coplanarity metrology ↗Scope and limitations Surface topography does not directly diagnose buried voids or delamination. Transmissive-media accessories are available, but do not imply that a thermal chamber is standard or that a specified reflow-warpage measurement is supported without configuration review. What to prepare Bring sample materials and surface condition, measurement area, expected height range, coplanarity definition and repeatability targets. For measurements at temperature, add the temperature profile and viewing-window details. Confirm with the supplier Confirm objectives, stitching, fixtures and analysis software for the required range, and test repeatability on representative samples. For measurements through a cover or chamber window, confirm accessory compatibility and calibration.
KLA · CIRCL-AP all-surface inspection and 2D/3D metrology for wafer-level packaging ↗Scope and limitations Handling warped substrates does not establish warpage measurement through a thermal cycle. Modules and recipes cover different defects and measurements; surface inspection does not directly diagnose every buried bonding defect. What to prepare Bring wafer size/thickness, carrier/bonding state and warp range, plus defect types, affected surfaces, critical dimensions and inspection points. Include representative samples and throughput targets. Confirm with the supplier Confirm current modules, handling limits and 2D/3D measurement coverage. Use samples to discuss sensitivity, false calls, repeatability and throughput, with a plan for data integration and recipe validation.
Sensofar · S neox 6 multi-technology 3D optical surface metrology ↗Scope and limitations Surface profiling does not replace inspection of buried package voids or delamination. Signal availability and uncertainty depend on the objective, reflection/scattering, slope and setup; film analysis also depends on the material and optical model. What to prepare BLNKK suggests preparing bump dimensions/pitch, surface materials, height references and regions of interest, together with repeatability, tilt-removal and acceptance criteria for representative sample trials. Confirm with the supplier Confirm suitable modes, objectives and scan coverage, uncertainty on the actual features, and included bump-analysis plugins, data exports and calibration records.
Filmetrics, a KLA company · Profilm3D white-light interferometry for surface topography and bow ↗Scope and limitations Accessible optical signals are needed; buried or obscured bumps need other assessment. Vertical resolution is not accuracy across a stitched surface. What to prepare BLNKK suggests preparing bump geometry/materials, sample height and measurement area, plus coplanarity references, leveling rules and calibration standards. Confirm with the supplier Confirm objectives, imaging/stitching options and sample-based reflectivity, slope, repeatability, coverage and fixture deformation.
Koh Young Technology · Meister S True3D inline metrology for micro-solder and flux ↗Scope and limitations Optical measurement requires surface visibility and an appropriate inspection procedure; it does not directly inspect buried interfaces. Published Z resolution does not establish equal accuracy for every material, pitch or production speed. What to prepare BLNKK recommends preparing deposit dimensions/pitch, solder and flux types, substrate warp, carriers, line cycle time and reference/defective samples. Include existing measurement references and acceptance rules to evaluate false calls and missed defects. Confirm with the supplier Confirm Meister S camera, optics and handling options, then validate height, volume and transparent-flux measurements. Discuss warp compensation, repeatability, export and software for process feedback without assuming S+ features are included.
ACM Research · Ultra ECP ap-p panel-level plating ↗Scope and limitations Published uniformity indices do not establish bump-height precision for every pattern. Product and application pages give different warpage values; confirm definitions, configuration and measurement state rather than choosing the larger value. What to prepare BLNKK recommends preparing panel material, size/warp, seed layer, resist/pattern distribution, target deposits and existing chemistry. Include thickness, bump-height and defect-distribution references to plan recipe/handling validation. Confirm with the supplier Confirm current panel/warpage acceptance, metal processes, prewet/cleaning and chamber configurations. Discuss index calculations, metrology/sampling, pattern-density and edge effects, and throughput test conditions.
Confovis · WAFERinspect AOI Dual 3D wafer inspection ↗Scope and limitations Surface data does not establish buried voids. Typical scan time is not total inspection cycle; resolution/repeatability need sample validation. What to prepare BLNKK suggests bump dimensions/layout, materials/finish, reference plane, height criteria and representative good/defective samples. Confirm with the supplier Confirm reflectivity/occlusion suitability, two-stage recipes, repeatability/uncertainty and full cycle including detailed inspection.
DuPont · INTERVIA 9000 copper plating — Qnity, formerly DuPont ↗Scope and limitations An individual additive is not a complete bath. Mixed item names on the page require clarification; shared-bath claims do not qualify uniformity, filling or supply. What to prepare BLNKK recommends preparing pattern/resist/seed geometry, target deposits, current bath and electrical/agitation conditions. Include height and thickness distributions for comparison planning. Confirm with the supplier Ask Qnity for exact SKUs, bath components, current technical data and regional supply. Confirm equipment compatibility, additive monitoring and shared-bath operating/validation conditions.
Merck Electronics · DYNASTRIP AP7900A thick photoresist remover ↗Scope and limitations Stripping does not correct plated bump height. Seed-layer etching or temporary-adhesive removal cannot be assumed; validate resist/metal compatibility on coupons. What to prepare BLNKK recommends preparing resist grade/thickness, exposure/bake history, bump metals and exposed materials. Keep before/after images, residue and material-loss references. Confirm with the supplier Confirm current AP7900A technical/safety data, temperature/time, equipment and rinsing. Request representative material compatibility, bath-maintenance and validation guidance.
Micross Components · Micross AIT wafer bumping and RDL services ↗Scope and limitations The named 200 mm line does not establish all Micross formats. Separate fine-pitch metal-bond demonstrations are not routine specifications for this bumping service. What to prepare BLNKK recommends preparing wafer format, pad metals/pitch, bump/RDL stacks, target height and volume. Include height measurement, reliability and yield acceptance needs. Confirm with the supplier Confirm the assigned line, wafer format, design rules, materials and processes. Agree on metrology, coupons, delivered records, qualification and rework conditions.
Nova · Nova WMC packaging wafer warpage and thickness metrology ↗Scope and limitations Geometry maps do not directly establish internal voids or bond strength. Published capabilities do not establish compatibility with every surface, stack or format. What to prepare BLNKK suggests preparing substrate/frame dimensions, stack and surface details, expected warp and bump heights, sampling regions and reference samples. Confirm with the supplier Confirm sensors, supported formats, layer ranges, focusing and edge exclusions. Agree on repeatability, calibration and exported data for your structure.